riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Uncomment out more tests

This commit is contained in:
Eddie Hung 2019-02-26 12:18:48 -08:00
parent 7cac3b1c8b
commit dfb23a79dd
1 changed files with 38 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

62
tests/simple_abc9/abc9.v
View File

@ -63,30 +63,44 @@ always @(io or oe)
assign io = oe ? ~latch : 8'bz; assign io = oe ? ~latch : 8'bz;
endmodule endmodule
// TODO module abc9_test011(inout io, input oe);
//module abc9_test011(inout [7:0] io, input oe); reg latch;
//reg [7:0] latch; always @(io or oe)
//always @(io or oe) if (!oe)
// if (!oe) latch <= io;
// latch[3:0] <= io; //assign io = oe ? ~latch : 8'bz;
// else endmodule
// latch[7:4] <= io;
//assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
//assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
//endmodule
// TODO module abc9_test012(inout io, input oe);
//module abc9_test012(inout [7:0] io, input oe); reg latch;
//abc9_test012_sub sub(io, oe);
//endmodule
//
//module abc9_test012_sub(inout [7:0] io, input oe);
//reg [7:0] latch;
//always @(io or oe) //always @(io or oe)
// if (!oe) // if (!oe)
// latch[3:0] <= io; // latch <= io;
// else assign io = oe ? ~latch : 8'bz;
// latch[7:4] <= io; endmodule
//assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
//assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz; module abc9_test013(inout [3:0] io, input oe);
//endmodule reg [3:0] latch;
always @(io or oe)
if (!oe)
latch[3:0] <= io[3:0];
else
latch[7:4] <= io;
assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
endmodule
module abc9_test014(inout [7:0] io, input oe);
abc9_test012_sub sub(io, oe);
endmodule
module abc9_test012_sub(inout [7:0] io, input oe);
reg [7:0] latch;
always @(io or oe)
if (!oe)
latch[3:0] <= io;
else
latch[7:4] <= io;
assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
endmodule