riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

read_verilog: Add missing defaults for flags 

Fix for YosysHQ/sby#103
This commit is contained in:
Krystine Sherwin 2024-04-06 14:24:34 +13:00 committed by N. Engelhardt
parent 71f2540cd8
commit df95ea824b
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/verilog/verilog_frontend.cc
View File

@ -270,8 +270,11 @@ struct VerilogFrontend : public Frontend {
frontend_verilog_yydebug = false;
sv_mode = false;
formal_mode = false;
noassert_mode = false;
noassume_mode = false;
norestrict_mode = false;
assume_asserts_mode = false;
assert_assumes_mode = false;
lib_mode = false;
specify_mode = false;
default_nettype_wire = true;