riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ean call after abc{,9}

This commit is contained in:
Eddie Hung 2019-11-27 09:10:34 -08:00
parent cd2af66099
commit df8dc6d1fb
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
techlibs/xilinx/synth_xilinx.cc
View File

@ -538,6 +538,7 @@ struct SynthXilinxPass : public ScriptPass
else else
abc9_opts += " -lut +/xilinx/abc9_xc7.lut"; abc9_opts += " -lut +/xilinx/abc9_xc7.lut";
run("abc9" + abc9_opts); run("abc9" + abc9_opts);
run("clean");
run("clkpart -unpart clkpart"); run("clkpart -unpart clkpart");
} }
else { else {
@ -545,8 +546,8 @@ struct SynthXilinxPass : public ScriptPass
run("abc -luts 2:2,3,6:5" + string(retime ? " -dff" : "")); run("abc -luts 2:2,3,6:5" + string(retime ? " -dff" : ""));
else else
run("abc -luts 2:2,3,6:5,10,20" + string(retime ? " -dff" : "")); run("abc -luts 2:2,3,6:5,10,20" + string(retime ? " -dff" : ""));
}
run("clean"); run("clean");
}
// This shregmap call infers fixed length shift registers after abc // This shregmap call infers fixed length shift registers after abc
// has performed any necessary retiming // has performed any necessary retiming