riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

don't cound exact luts in big muxes; futile and fragile

This commit is contained in:
Pepijn de Vos 2019-10-30 14:58:25 +01:00
parent 0f6269b04c
commit df8390f5df
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tests/arch/gowin/mux.ys
View File

@ -30,7 +30,6 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin -nowidelut # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux8 # Constrain all select calls below inside the top module
select -assert-count 5 t:LUT4
select -assert-count 11 t:IBUF
select -assert-count 1 t:OBUF
@ -42,8 +41,6 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin -nowidelut # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 10 t:LUT4
select -assert-count 1 t:LUT3
select -assert-count 20 t:IBUF
select -assert-count 1 t:OBUF