riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix INIT values

This commit is contained in:
Eddie Hung 2019-11-20 11:26:59 -08:00
parent 09ee96e8c2
commit df63d75ff3
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/xilinx/abc9_map.v
View File

@ -96,7 +96,7 @@ module FDRE_1 (output reg Q, input C, CE, D, R);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b0;
wire $nextQ; wire $nextQ;
FDRE_1 #( FDRE_1 #(
.INIT(|0), .INIT(INIT),
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.D(D), .Q($nextQ), .C(C), .CE(CE), .R(R) .D(D), .Q($nextQ), .C(C), .CE(CE), .R(R)
); );
@ -205,7 +205,7 @@ module FDPE_1 (output reg Q, input C, CE, D, PRE);
endmodule endmodule
module FDSE (output reg Q, input C, CE, D, S); module FDSE (output reg Q, input C, CE, D, S);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
parameter [0:0] IS_C_INVERTED = 1'b0; parameter [0:0] IS_C_INVERTED = 1'b0;
parameter [0:0] IS_D_INVERTED = 1'b0; parameter [0:0] IS_D_INVERTED = 1'b0;
parameter [0:0] IS_S_INVERTED = 1'b0; parameter [0:0] IS_S_INVERTED = 1'b0;
@ -226,10 +226,10 @@ module FDSE (output reg Q, input C, CE, D, S);
wire _TECHMAP_REPLACE_.$abc9_currQ = Q; wire _TECHMAP_REPLACE_.$abc9_currQ = Q;
endmodule endmodule
module FDSE_1 (output reg Q, input C, CE, D, S); module FDSE_1 (output reg Q, input C, CE, D, S);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
wire $nextQ; wire $nextQ;
FDSE_1 #( FDSE_1 #(
.INIT(|0), .INIT(INIT),
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.D(D), .Q($nextQ), .C(C), .CE(CE), .S(S) .D(D), .Q($nextQ), .C(C), .CE(CE), .S(S)
); );