riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo fix.

This commit is contained in:
Kaj Tuomi 2016-09-08 10:57:16 +03:00
parent 209a3d9ffc
commit df4ab169a7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/memory/memory_share.cc
View File

@ -753,7 +753,7 @@ struct MemorySharePass : public Pass {
log("\n"); log("\n");
} }
virtual void execute(std::vector<std::string> args, RTLIL::Design *design) { virtual void execute(std::vector<std::string> args, RTLIL::Design *design) {
log_header(design, "Executing MEMORY_SHARE pass (consolidating $memrc/$memwr cells).\n"); log_header(design, "Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n");
extra_args(args, 1, design); extra_args(args, 1, design);
for (auto module : design->selected_modules()) for (auto module : design->selected_modules())
MemoryShareWorker(design, module); MemoryShareWorker(design, module);