riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Cleanup

This commit is contained in:
Eddie Hung 2020-01-02 17:25:14 -08:00
parent bac1e65a9c
commit dedea5a58d
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/aiger/xaiger.cc
View File

@ -473,7 +473,7 @@ struct XAigerWriter
}
for (auto bit : input_bits)
undriven_bits.erase(sigmap(bit));
undriven_bits.erase(bit);
for (auto bit : output_bits)
unused_bits.erase(sigmap(bit));
for (auto bit : unused_bits)
@ -700,7 +700,6 @@ struct XAigerWriter
holes_module->ports.push_back(holes_wire->name);
}
Wire *w = holes_module->addWire(stringf("%s.abc9_ff.Q", cell->name.c_str()));
log_assert(w);
holes_module->connect(w, holes_wire);
}