riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added "test_cell -noeval"

This commit is contained in:
Clifford Wolf 2015-09-25 17:27:18 +02:00
parent 82028c42e0
commit ddcfc99f8c
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
passes/tests/test_cell.cc
View File

@ -552,6 +552,9 @@ struct TestCellPass : public Pass {
log(" -nosat\n"); log(" -nosat\n");
log(" do not check SAT model or run SAT equivalence checking\n"); log(" do not check SAT model or run SAT equivalence checking\n");
log("\n"); log("\n");
log(" -noeval\n");
log(" do not check const-eval models\n");
log("\n");
log(" -v\n"); log(" -v\n");
log(" print additional debug information to the console\n"); log(" print additional debug information to the console\n");
log("\n"); log("\n");
@ -570,6 +573,7 @@ struct TestCellPass : public Pass {
bool verbose = false; bool verbose = false;
bool constmode = false; bool constmode = false;
bool nosat = false; bool nosat = false;
bool noeval = false;
int argidx; int argidx;
for (argidx = 1; argidx < GetSize(args); argidx++) for (argidx = 1; argidx < GetSize(args); argidx++)
@ -619,6 +623,10 @@ struct TestCellPass : public Pass {
nosat = true; nosat = true;
continue; continue;
} }
if (args[argidx] == "-noeval") {
noeval = true;
continue;
}
if (args[argidx] == "-v") { if (args[argidx] == "-v") {
verbose = true; verbose = true;
continue; continue;
@ -772,6 +780,7 @@ struct TestCellPass : public Pass {
Backend::backend_call(design, &vlog_file, "<test_cell -vlog>", "verilog -selected -noexpr"); Backend::backend_call(design, &vlog_file, "<test_cell -vlog>", "verilog -selected -noexpr");
uut_names.push_back(uut_name); uut_names.push_back(uut_name);
} }
if (!noeval)
run_eval_test(design, verbose, nosat, uut_name, vlog_file); run_eval_test(design, verbose, nosat, uut_name, vlog_file);
} }
delete design; delete design;