riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_expr: Fix handling of $_XNOR_ cells with A = B. 

Fixes #2311.
This commit is contained in:
Marcelina Kościelnicka 2020-07-29 10:00:01 +02:00
parent 773b056ffb
commit dc18bf1969
2 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/opt/opt_expr.cc
View File

@ -604,7 +604,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
if (cell->type.in(ID($xnor), ID($_XNOR_))) { if (cell->type.in(ID($xnor), ID($_XNOR_))) {
cover("opt.opt_expr.const_xnor"); cover("opt.opt_expr.const_xnor");
// For consistency since simplemap does $xnor -> $_XOR_ + $_NOT_ // For consistency since simplemap does $xnor -> $_XOR_ + $_NOT_
int width = cell->getParam(ID::Y_WIDTH).as_int(); int width = GetSize(cell->getPort(ID::Y));
replace_cell(assign_map, module, cell, "const_xnor", ID::Y, SigSpec(RTLIL::State::S1, width)); replace_cell(assign_map, module, cell, "const_xnor", ID::Y, SigSpec(RTLIL::State::S1, width));
goto next_cell; goto next_cell;
} }

14
tests/opt/bug2311.ys Normal file
View File

@ -0,0 +1,14 @@
read_verilog -icells << EOT
module top(...);
input A;
output Y;
$_XNOR_ x (.A(A), .B(A), .Y(Y));
endmodule
EOT
equiv_opt -assert opt_expr