riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix infinite recursion

This commit is contained in:
Eddie Hung 2019-09-27 17:45:49 -07:00
parent fe722b737c
commit dc154c39a8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -314,7 +314,7 @@ struct XAigerWriter
SigBit d = cell->getPort(abc_flop_d);
SigBit I = sigmap(d);
if (I != d)
alias_map[I] = d;
alias_map[d] = I;
unused_bits.erase(d);
auto abc_flop_q = r.first->second.q_port;