quicklogic: Fix `dffs.ys` test

This commit is contained in:
Martin Povišer 2023-11-27 17:27:35 +01:00
parent dad85b5178
commit db9e5b4f14
1 changed files with 2 additions and 2 deletions

View File

@ -7,7 +7,7 @@ hierarchy -top my_dff
proc proc
equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd dff # Constrain all select calls below inside the top module cd my_dff # Constrain all select calls below inside the top module
select -assert-count 1 t:sdffsre select -assert-count 1 t:sdffsre
select -assert-none t:sdffsre %% t:* %D select -assert-none t:sdffsre %% t:* %D
@ -16,6 +16,6 @@ hierarchy -top my_dffe
proc proc
equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd dffe # Constrain all select calls below inside the top module cd my_dffe # Constrain all select calls below inside the top module
select -assert-count 1 t:sdffsre select -assert-count 1 t:sdffsre
select -assert-none t:sdffsre %% t:* %D select -assert-none t:sdffsre %% t:* %D