mirror of https://github.com/YosysHQ/yosys.git
test: add test for #2014
This commit is contained in:
parent
2285cf1219
commit
db13852ed6
|
@ -0,0 +1,12 @@
|
|||
read_verilog <<EOT
|
||||
module test (
|
||||
input signed [1:0] n,
|
||||
output [3:0] dout
|
||||
);
|
||||
assign dout = n + 4'sd 4;
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
alumacc
|
||||
select -assert-count 1 t:$alu
|
||||
equiv_opt -assert opt -fine
|
Loading…
Reference in New Issue