riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

test: ice40_dsp test to read +/ice40/cells_sim.v for default params

This commit is contained in:
Eddie Hung 2020-04-22 16:35:35 -07:00
parent d2d90e4504
commit db09e96dff
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tests/arch/ice40/ice40_dsp.ys
View File

@ -8,4 +8,5 @@ assign o4 = a * b;
SB_MAC16 m3 (.A(a), .B(b), .O(o5));
endmodule
EOT
read_verilog -lib +/ice40/cells_sim.v
ice40_dsp