riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Stray log_dump

This commit is contained in:
Eddie Hung 2019-11-27 00:50:25 -08:00
parent 8c813632b6
commit d960feeeb0
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/hierarchy/submod.cc
View File

@ -184,7 +184,6 @@ struct SubmodWorker
for (int i = 0; i < GetSize(sig); i++) {
if (flags.is_int_driven[i] == State::S0)
continue;
log_dump(i, flags.is_int_driven[i]);
if (!sig[i].wire)
continue;
auto it = sig[i].wire->attributes.find(ID(init));