riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update xc7/xcu bram rules

This commit is contained in:
Eddie Hung 2019-12-16 13:00:58 -08:00
parent 503d1db551
commit d910bec8e0
1 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/xilinx/xc7_xcu_brams.txt
View File

@ -77,8 +77,7 @@ endbram
# https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
match $__XILINX_RAMB36_SDP
attribute ram_style=block ram_block=1
attribute !ram_style
attribute !ram_style ram_style=block ram_block
attribute !logic_block
min bits 1024
min efficiency 5
@ -88,8 +87,7 @@ match $__XILINX_RAMB36_SDP
endmatch
match $__XILINX_RAMB18_SDP
attribute ram_style=block ram_block=1
attribute !ram_style
attribute !ram_style ram_style=block ram_block
attribute !logic_block
min bits 1024
min efficiency 5
@ -99,8 +97,7 @@ match $__XILINX_RAMB18_SDP
endmatch
match $__XILINX_RAMB36_TDP
attribute ram_style=block ram_block=1
attribute !ram_style
attribute !ram_style ram_style=block ram_block
attribute !logic_block
min bits 1024
min efficiency 5
@ -110,8 +107,7 @@ match $__XILINX_RAMB36_TDP
endmatch
match $__XILINX_RAMB18_TDP
attribute ram_style=block ram_block=1
attribute !ram_style
attribute !ram_style ram_style=block ram_block
attribute !logic_block
min bits 1024
min efficiency 5