riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs 

write_cxxrtl: ignore disconnected module ports
This commit is contained in:
whitequark 2020-04-14 14:37:48 +00:00 committed by GitHub
parent 7025881a5e 0d0bf9c4a2
commit d8f2a1fda0
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/cxxrtl/cxxrtl.cc
View File

@ -974,6 +974,8 @@ struct CxxrtlWorker {
continue;
}
if (cell->output(conn.first)) {
if (conn.second.empty())
continue; // ignore disconnected ports
f << indent;
dump_sigspec_lhs(conn.second);
f << " = " << mangle(cell) << "." << mangle_wire_name(conn.first) << ".curr;\n";