riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix test after option change

This commit is contained in:
Martin Povišer 2024-11-04 16:26:46 +01:00
parent cbe73c9047
commit d752ca4847
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/select/mod-attribute.ys
View File

@ -41,7 +41,7 @@ module \top
end end
EOT EOT
cellmatch -lut_attrs * cellmatch -derive_luts *
select -set buffers a:lut=2'b10 %m select -set buffers a:lut=2'b10 %m
select -set inverters a:lut=2'b01 %m select -set inverters a:lut=2'b01 %m