riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: still emit delay table even box has no timing

This commit is contained in:
Eddie Hung 2020-02-14 13:53:28 -08:00
parent 5ff60d2057
commit d6cff77751
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc9_ops.cc
View File

@ -669,10 +669,8 @@ void prep_box(RTLIL::Design *design, bool dff_mode)
ss << std::endl; ss << std::endl;
auto &t = timing.setup_module(module).comb; auto &t = timing.setup_module(module).comb;
if (t.empty()) { if (t.empty())
log_warning("(* abc9_box *) module '%s' has no timing (and thus no connectivity) information.\n", log_id(module)); log_warning("(* abc9_box *) module '%s' has no timing (and thus no connectivity) information.\n", log_id(module));
continue;
}
for (const auto &o : outputs) { for (const auto &o : outputs) {
first = true; first = true;