riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix bison warning for "pure-parser" option 

Signed-off-by: Claire Wolf <claire@symbioticeda.com>
This commit is contained in:
Claire Wolf 2020-03-03 08:41:55 -08:00
parent b597f85b13
commit d59da5a4e4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/verilog_parser.y
View File

@ -142,6 +142,7 @@ static void addRange(AstNode *parent, int msb = 31, int lsb = 0, bool isSigned =
%}
%define api.prefix {frontend_verilog_yy}
%define api.pure
/* The union is defined in the header, so we need to provide all the
* includes it requires
@ -220,7 +221,6 @@ static void addRange(AstNode *parent, int msb = 31, int lsb = 0, bool isSigned =
%debug
%locations
%pure-parser
%%