riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

aiger2: Add TODO

This commit is contained in:
Martin Povišer 2024-10-02 11:28:19 +02:00
parent f168b2f4b1
commit d4e009fc2f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
backends/aiger2/aiger.cc
View File

@ -20,6 +20,7 @@
// TODOs:
// - gracefully handling inout ports (an error message probably)
// - undriven wires
// - zero-width operands
#include "kernel/register.h"
#include "kernel/celltypes.h"