riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Trailing comma

This commit is contained in:
Eddie Hung 2019-08-28 17:25:54 -07:00
parent f5b4bc847c
commit d46d38e4d5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ice40/cells_sim.v
View File

@ -149,7 +149,7 @@ module \$__ICE40_CARRY_WRAPPER (
input A, B,
(* abc_carry *)
input CI,
input I0, I3,
input I0, I3
);
parameter LUT = 0;
SB_CARRY carry (