riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2510 from YosysHQ/whitequark/CODEOWNERS-verilog-ast 

CODEOWNERS: add @zachjs as Verilog/AST frontend owner
This commit is contained in:
Claire Xen 2020-12-27 16:33:58 +01:00 committed by GitHub
parent af457ce8d0 cb2283389d
commit d30063ea65
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
CODEOWNERS
View File

@ -25,6 +25,9 @@ passes/opt/opt_lut.cc @whitequark
# These still override previous lines, so be careful not to # These still override previous lines, so be careful not to
# accidentally disable any of the above rules. # accidentally disable any of the above rules.
frontends/verilog/ @zachjs
frontends/ast/ @zachjs
techlibs/intel_alm/ @ZirconiumX techlibs/intel_alm/ @ZirconiumX
# pyosys # pyosys