riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xilinx: improve xilinx_dffopt message

This commit is contained in:
Eddie Hung 2020-04-22 13:59:56 -07:00
parent f582eb14af
commit d2d90e4504
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
techlibs/xilinx/xilinx_dffopt.cc
View File

@ -292,18 +292,21 @@ unmap:
LutData final_lut; LutData final_lut;
if (worthy_post_r) { if (worthy_post_r) {
final_lut = lut_d_post_r; final_lut = lut_d_post_r;
log(" Merging R LUT for %s/%s (%d -> %d)\n", log_id(cell), log_id(sig_Q.wire), GetSize(lut_d.second), GetSize(final_lut.second));
} else if (worthy_post_s) { } else if (worthy_post_s) {
final_lut = lut_d_post_s; final_lut = lut_d_post_s;
log(" Merging S LUT for %s/%s (%d -> %d)\n", log_id(cell), log_id(sig_Q.wire), GetSize(lut_d.second), GetSize(final_lut.second));
} else if (worthy_post_ce) { } else if (worthy_post_ce) {
final_lut = lut_d_post_ce; final_lut = lut_d_post_ce;
log(" Merging CE LUT for %s/%s (%d -> %d)\n", log_id(cell), log_id(sig_Q.wire), GetSize(lut_d.second), GetSize(final_lut.second));
} else { } else {
// Nothing to do here. // Nothing to do here.
continue; continue;
} }
std::string ports;
if (worthy_post_r) ports += " + R";
if (worthy_post_s) ports += " + S";
if (worthy_post_ce) ports += " + CE";
log(" Merging D%s LUTs for %s/%s (%d -> %d)\n", ports.c_str(), log_id(cell), log_id(sig_Q.wire), GetSize(lut_d.second), GetSize(final_lut.second));
// Okay, we're doing it. Unmap ports. // Okay, we're doing it. Unmap ports.
if (worthy_post_r) { if (worthy_post_r) {
cell->unsetParam(ID(IS_R_INVERTED)); cell->unsetParam(ID(IS_R_INVERTED));