riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fixed a bug in subcircuit library with cells that have connections to itself

This commit is contained in:
Clifford Wolf 2014-02-09 15:27:58 +01:00
parent 38469e7686
commit d229324420
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
libs/subcircuit/subcircuit.cc
View File

@ -1064,7 +1064,10 @@ class SubCircuit::SolverWorker
assert(haystack.adjMatrix.at(j).count(haystackNeighbour) > 0);
int haystackEdgeType = haystack.adjMatrix.at(j).at(haystackNeighbour);
for (const auto &otherCandidate : portmapCandidates[needleNeighbour]) {
std::set<std::map<std::string, std::string>> &candidates =
i == needleNeighbour ? thisCandidates : portmapCandidates[needleNeighbour];
for (const auto &otherCandidate : candidates) {
if (diCache.compare(needleEdgeType, haystackEdgeType, testCandidate, otherCandidate))
goto found_match;
}