riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove unused

This commit is contained in:
Eddie Hung 2019-12-30 14:35:52 -08:00
parent eb4e767053
commit d1fccd5a2d
1 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
backends/aiger/xaiger.cc
View File

@ -927,7 +927,6 @@ struct XAigerWriter
void write_map(std::ostream &f, bool verbose_map) void write_map(std::ostream &f, bool verbose_map)
{ {
dict<int, string> input_lines; dict<int, string> input_lines;
dict<int, string> init_lines;
dict<int, string> output_lines; dict<int, string> output_lines;
dict<int, string> wire_lines; dict<int, string> wire_lines;
@ -969,10 +968,6 @@ struct XAigerWriter
f << it.second; f << it.second;
log_assert(input_lines.size() == input_bits.size()); log_assert(input_lines.size() == input_bits.size());
init_lines.sort();
for (auto &it : init_lines)
f << it.second;
int box_count = 0; int box_count = 0;
for (auto cell : box_list) for (auto cell : box_list)
f << stringf("box %d %d %s\n", box_count++, 0, log_id(cell->name)); f << stringf("box %d %d %s\n", box_count++, 0, log_id(cell->name));