riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Docs: Less exaggeration

This commit is contained in:
Krystine Sherwin 2024-11-09 04:30:06 +13:00
parent e4994554fd
commit d0e5677760
No known key found for this signature in database
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -264,8 +264,8 @@ Additional information
======================
The ``read_verilog`` command, used by default when calling ``read`` with Verilog
source input, does not perform any syntax checking. You should instead lint
your source with another tool such as
source input, does not perform syntax checking. You should instead lint your
source with another tool such as
[Verilator](https://www.veripool.org/verilator/) first, e.g. by calling
``verilator --lint-only``.