riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Minor presentation fixes

This commit is contained in:
Clifford Wolf 2016-05-14 11:35:39 +02:00
parent 407cdea0bc
commit d05115ceda
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
manual/PRESENTATION_Prog.tex
View File

@ -534,7 +534,7 @@ struct MyPass : public Pass {
log("Modules in current design:\n"); log("Modules in current design:\n");
for (auto mod : design->modules()) for (auto mod : design->modules())
log(" %s (%d wires, %d cells)\n", log_id(mod), log(" %s (%d wires, %d cells)\n", log_id(mod),
GetSize(mod->wires), GetSize(mod->cells)); GetSize(mod->wires()), GetSize(mod->cells()));
} }
} MyPass; } MyPass;
\end{lstlisting} \end{lstlisting}