riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1982 from AsuMagic/asu/cxxrtl-memory-queue-opt 

cxxrtl: keep the memory write queue sorted on insertion.
This commit is contained in:
whitequark 2020-04-22 20:29:08 +00:00 committed by GitHub
parent bf22cda912 dc77563a6a
commit cf14e186eb
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
backends/cxxrtl/cxxrtl.h
View File

@ -641,13 +641,15 @@ struct memory {
void update(size_t index, const value<Width> &val, const value<Width> &mask, int priority = 0) { void update(size_t index, const value<Width> &val, const value<Width> &mask, int priority = 0) {
assert(index < data.size()); assert(index < data.size());
write_queue.emplace_back(write { index, val, mask, priority }); // Queue up the write while keeping the queue sorted by priority.
write_queue.insert(
std::upper_bound(write_queue.begin(), write_queue.end(), priority,
[](const int a, const write& b) { return a < b.priority; }),
write { index, val, mask, priority });
} }
bool commit() { bool commit() {
bool changed = false; bool changed = false;
std::sort(write_queue.begin(), write_queue.end(),
[](const write &a, const write &b) { return a.priority < b.priority; });
for (const write &entry : write_queue) { for (const write &entry : write_queue) {
value<Width> elem = data[entry.index]; value<Width> elem = data[entry.index];
elem = elem.update(entry.val, entry.mask); elem = elem.update(entry.val, entry.mask);