riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fixing code style

This commit is contained in:
rafaeltp 2018-10-20 17:57:26 -07:00
parent 0ad4321781
commit ce069830c5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/equiv/equiv_make.cc
View File

@ -298,7 +298,7 @@ struct EquivMakeWorker
SigSpec new_sig = rd_signal_map(old_sig); SigSpec new_sig = rd_signal_map(old_sig);
if(old_sig != new_sig) { if(old_sig != new_sig) {
for(auto & old_bit : old_sig.bits()) { for (auto &old_bit : old_sig.bits()) {
SigBit new_bit = new_sig.bits()[old_bit.offset]; SigBit new_bit = new_sig.bits()[old_bit.offset];
visited_cells.clear(); visited_cells.clear();