riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added another mem2reg test case

This commit is contained in:
Clifford Wolf 2016-08-21 13:45:46 +02:00
parent 82a4a0230f
commit cdd0b85e47
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
tests/simple/mem2reg.v
View File

@ -81,3 +81,14 @@ module mem2reg_test4(result1, result2, result3);
assign result3 = intermediate[depth2Index(3)]; assign result3 = intermediate[depth2Index(3)];
endmodule endmodule
// ------------------------------------------------------
module mem2reg_test5(input ctrl, output out);
wire [0:0] foo[0:0];
wire [0:0] bar[0:1];
assign foo[0] = ctrl;
assign bar[0] = 0, bar[1] = 1;
assign out = bar[foo[0]];
endmodule