riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Reject if (* init *) present

This commit is contained in:
Eddie Hung 2019-09-25 18:21:08 -07:00
parent 34aa3532fb
commit cd8a640989
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/pmgen/ice40_dsp.pmg
View File

@ -333,6 +333,9 @@ code
reject; reject;
if (c.wire->get_bool_attribute(\keep)) if (c.wire->get_bool_attribute(\keep))
reject; reject;
Const init = c.wire->attributes.at(\init, State::Sx);
if (!init.is_fully_undef() && !init.is_fully_zero())
reject;
} }
endcode endcode

3
passes/pmgen/xilinx_dsp.pmg
View File

@ -355,6 +355,9 @@ code
reject; reject;
if (c.wire->get_bool_attribute(\keep)) if (c.wire->get_bool_attribute(\keep))
reject; reject;
Const init = c.wire->attributes.at(\init, State::Sx);
if (!init.is_fully_undef() && !init.is_fully_zero())
reject;
} }
endcode endcode