riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ice40: use 2 bits for READ/WRITE MODE for SB_RAM map 

EBLIF output .param will only use necessary 2 bits

Signed-off-by: Elms <elms@freshred.net>
This commit is contained in:
Elms 2019-02-28 16:22:24 -08:00
parent 64d91219b4
commit cd2902ab1f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/ice40/brams_map.v
View File

@ -7,8 +7,8 @@ module \$__ICE40_RAM4K (
input [10:0] WADDR, input [10:0] WADDR,
input [15:0] MASK, WDATA input [15:0] MASK, WDATA
); );
parameter integer READ_MODE = 0; parameter [1:0] READ_MODE = 0;
parameter integer WRITE_MODE = 0; parameter [1:0] WRITE_MODE = 0;
parameter [0:0] NEGCLK_R = 0; parameter [0:0] NEGCLK_R = 0;
parameter [0:0] NEGCLK_W = 0; parameter [0:0] NEGCLK_W = 0;