riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add test

This commit is contained in:
Eddie Hung 2019-08-07 16:27:07 -07:00
parent ea8ac8fd74
commit cc331cf70d
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
techlibs/ice40/tests/test_arith.ys
View File

@ -1,6 +1,5 @@
read_verilog test_arith.v read_verilog test_arith.v
synth_ice40 synth_ice40
techmap -map ../cells_sim.v
rename test gate rename test gate
read_verilog test_arith.v read_verilog test_arith.v
@ -8,3 +7,13 @@ rename test gold
miter -equiv -flatten -make_outputs gold gate miter miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter sat -verify -prove trigger 0 -show-ports miter
delete A:whitebox # Necessary since whiteboxes cannot
# be overwritten...
synth_ice40 -top gate
read_verilog test_arith.v
rename test gold
miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter