riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Oops

This commit is contained in:
Eddie Hung 2019-09-09 22:06:23 -07:00
parent 1fc50a03fc
commit cba63fe72b
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/pmgen/xilinx_dsp.cc
View File

@ -192,6 +192,7 @@ void pack_xilinx_simd(Module *module, const std::vector<Cell*> &selected_cells)
SigSpec Y = lane->getPort("\\Y"); SigSpec Y = lane->getPort("\\Y");
A.extend_u0(24, lane->getParam("\\A_SIGNED").as_bool()); A.extend_u0(24, lane->getParam("\\A_SIGNED").as_bool());
B.extend_u0(24, lane->getParam("\\B_SIGNED").as_bool()); B.extend_u0(24, lane->getParam("\\B_SIGNED").as_bool());
C.append(A);
AB.append(B); AB.append(B);
if (GetSize(Y) < 25) if (GetSize(Y) < 25)
Y.append(module->addWire(NEW_ID, 25-GetSize(Y))); Y.append(module->addWire(NEW_ID, 25-GetSize(Y)));