riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

rtlil: Fix macc_v2 cell check

This commit is contained in:
Martin Povišer 2025-01-24 12:35:23 +01:00
parent 1e8aa56f7f
commit cb8f855f34
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
kernel/rtlil.cc
View File

@ -1472,16 +1472,16 @@ namespace {
error(__LINE__); error(__LINE__);
if (param(ID::NADDENDS) <= 0) if (param(ID::NADDENDS) <= 0)
error(__LINE__); error(__LINE__);
param_bits(ID::PRODUCT_NEGATED, min(param(ID::NPRODUCTS), 1)); param_bits(ID::PRODUCT_NEGATED, max(param(ID::NPRODUCTS), 1));
param_bits(ID::ADDEND_NEGATED, min(param(ID::NADDENDS), 1)); param_bits(ID::ADDEND_NEGATED, max(param(ID::NADDENDS), 1));
param_bits(ID::A_SIGNED, min(param(ID::NPRODUCTS), 1)); param_bits(ID::A_SIGNED, max(param(ID::NPRODUCTS), 1));
param_bits(ID::B_SIGNED, min(param(ID::NPRODUCTS), 1)); param_bits(ID::B_SIGNED, max(param(ID::NPRODUCTS), 1));
param_bits(ID::C_SIGNED, min(param(ID::NADDENDS), 1)); param_bits(ID::C_SIGNED, max(param(ID::NADDENDS), 1));
if (cell->getParam(ID::A_SIGNED) != cell->getParam(ID::B_SIGNED)) if (cell->getParam(ID::A_SIGNED) != cell->getParam(ID::B_SIGNED))
error(__LINE__); error(__LINE__);
param_bits(ID::A_WIDTHS, min(param(ID::NPRODUCTS) * 16, 1)); param_bits(ID::A_WIDTHS, max(param(ID::NPRODUCTS) * 16, 1));
param_bits(ID::B_WIDTHS, min(param(ID::NPRODUCTS) * 16, 1)); param_bits(ID::B_WIDTHS, max(param(ID::NPRODUCTS) * 16, 1));
param_bits(ID::C_WIDTHS, min(param(ID::NADDENDS) * 16, 1)); param_bits(ID::C_WIDTHS, max(param(ID::NADDENDS) * 16, 1));
const Const &a_width = cell->getParam(ID::A_WIDTHS); const Const &a_width = cell->getParam(ID::A_WIDTHS);
const Const &b_width = cell->getParam(ID::B_WIDTHS); const Const &b_width = cell->getParam(ID::B_WIDTHS);
const Const &c_width = cell->getParam(ID::C_WIDTHS); const Const &c_width = cell->getParam(ID::C_WIDTHS);