riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update manual

This commit is contained in:
Miodrag Milanovic 2022-01-03 11:57:11 +01:00
parent cfe940a98b
commit cb17eeaf50
1 changed files with 21 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
manual/command-reference-manual.tex
View File

@ -871,6 +871,16 @@ When commands are separated using the ';;;' token, this command will be executed
in -purge mode between the commands. in -purge mode between the commands.
\end{lstlisting} \end{lstlisting}
\section{clean\_zerowidth -- clean zero-width connections from the design}
\label{cmd:clean_zerowidth}
\begin{lstlisting}[numbers=left,frame=single]
clean_zerowidth [selection]
Fixes the selected cells and processes to contain no zero-width connections.
Depending on the cell type, this may be implemented by removing the connection,
widening it to 1-bit, or removing the cell altogether.
\end{lstlisting}
\section{clk2fflogic -- convert clocked FFs to generic \$ff cells} \section{clk2fflogic -- convert clocked FFs to generic \$ff cells}
\label{cmd:clk2fflogic} \label{cmd:clk2fflogic}
\begin{lstlisting}[numbers=left,frame=single] \begin{lstlisting}[numbers=left,frame=single]
@ -3661,6 +3671,11 @@ Additional -D<macro>[=<value>] options may be added after the option indicating
the language version (and before file names) to set additional verilog defines. the language version (and before file names) to set additional verilog defines.
read {-vhdl87|-vhdl93|-vhdl2k|-vhdl2008|-vhdl} <vhdl-file>..
Load the specified VHDL files. (Requires Verific.)
read {-f|-F} <command-file> read {-f|-F} <command-file>
Load and execute the specified command file. (Requires Verific.) Load and execute the specified command file. (Requires Verific.)
@ -7467,7 +7482,7 @@ different compilation units.
Additional -D<macro>[=<value>] options may be added after the option indicating Additional -D<macro>[=<value>] options may be added after the option indicating
the language version (and before file names) to set additional verilog defines. the language version (and before file names) to set additional verilog defines.
The macros SYNTHESIS and VERIFIC are defined implicitly. The macros YOSYS, SYNTHESIS, and VERIFIC are defined implicitly.
verific -formal <verilog-file>.. verific -formal <verilog-file>..
@ -7475,6 +7490,11 @@ The macros SYNTHESIS and VERIFIC are defined implicitly.
Like -sv, but define FORMAL instead of SYNTHESIS. Like -sv, but define FORMAL instead of SYNTHESIS.
verific {-vhdl87|-vhdl93|-vhdl2k|-vhdl2008|-vhdl} <vhdl-file>..
Load the specified VHDL files into Verific.
verific {-f|-F} <command-file> verific {-f|-F} <command-file>
Load and execute the specified command file. Load and execute the specified command file.