riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ignore not found private signals

This commit is contained in:
Miodrag Milanovic 2022-01-28 14:20:16 +01:00
parent f0f3c81c56
commit cb12b7c4d8
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
kernel/fstdata.cc
View File

@ -42,8 +42,7 @@ fstHandle FstData::getHandle(std::string name) {
if (name_to_handle.find(name) != name_to_handle.end()) if (name_to_handle.find(name) != name_to_handle.end())
return name_to_handle[name]; return name_to_handle[name];
else else
log_warning("Unable to found wire %s in input file.\n", name.c_str()); return 0;
return 0;
}; };
static std::string remove_spaces(std::string str) static std::string remove_spaces(std::string str)

3
passes/sat/sim.cc
View File

@ -161,6 +161,8 @@ struct SimInstance
if (shared->fst) { if (shared->fst) {
fstHandle id = shared->fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name)); fstHandle id = shared->fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name));
if (id==0 && wire->name.isPublic())
log_warning("Unable to found wire %s in input file.\n", (scope + "." + RTLIL::unescape_id(wire->name)).c_str());
fst_handles[wire] = id; fst_handles[wire] = id;
} }
@ -728,6 +730,7 @@ struct SimInstance
retVal = true; retVal = true;
log("signal: %s fst: %s sim: %s\n", log_id(item.first), log_signal(fst_val), log_signal(sim_val)); log("signal: %s fst: %s sim: %s\n", log_id(item.first), log_signal(fst_val), log_signal(sim_val));
} }
//log("signal: %s fst: %s sim: %s\n", log_id(item.first), log_signal(fst_val), log_signal(sim_val));
} }
} }
for (auto child : children) for (auto child : children)