riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix ECP5 cells_sim for iverilog

This commit is contained in:
Miodrag Milanovic 2019-03-01 19:25:23 +01:00
parent 60e3c38054
commit ca2b3feed8
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
techlibs/ecp5/cells_sim.v
View File

@ -223,11 +223,12 @@ module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
wire muxlsr = (LSRMUX == "INV") ? ~LSR : LSR;
wire muxclk = (CLKMUX == "INV") ? ~CLK : CLK;
wire srval;
generate
if (LSRMODE == "PRLD")
wire srval = M;
assign srval = M;
else
localparam srval = (REGSET == "SET") ? 1'b1 : 1'b0;
assign srval = (REGSET == "SET") ? 1'b1 : 1'b0;
endgenerate
initial Q = srval;