riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

If not multiclock, output only on clock edges

This commit is contained in:
Miodrag Milanovic 2022-04-22 12:03:39 +02:00
parent 75032a565d
commit c989adcc2d
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
passes/sat/sim.cc
View File

@ -1782,6 +1782,12 @@ struct AIWWriter : public OutputWriter
log_error("Index %d for wire %s is out of range\n", index, log_signal(w)); log_error("Index %d for wire %s is out of range\n", index, log_signal(w));
if (type == "input") { if (type == "input") {
aiw_inputs[variable] = SigBit(w,index-w->start_offset); aiw_inputs[variable] = SigBit(w,index-w->start_offset);
if (worker->clock.count(escaped_s)) {
clocks[variable] = true;
}
if (worker->clockn.count(escaped_s)) {
clocks[variable] = false;
}
} else if (type == "init") { } else if (type == "init") {
aiw_inits[variable] = SigBit(w,index-w->start_offset); aiw_inits[variable] = SigBit(w,index-w->start_offset);
} else if (type == "latch") { } else if (type == "latch") {
@ -1823,6 +1829,17 @@ struct AIWWriter : public OutputWriter
first = false; first = false;
} }
bool skip = false;
for (auto it : clocks)
{
auto val = it.second ? State::S1 : State::S0;
SigBit bit = aiw_inputs.at(it.first);
auto v = current[mapping[bit.wire]].bits.at(bit.offset);
if (v == val)
skip = true;
}
if (skip)
continue;
for (int i = 0;; i++) for (int i = 0;; i++)
{ {
if (aiw_inputs.count(i)) { if (aiw_inputs.count(i)) {
@ -1852,6 +1869,7 @@ struct AIWWriter : public OutputWriter
std::ofstream aiwfile; std::ofstream aiwfile;
dict<int, std::pair<SigBit, bool>> aiw_latches; dict<int, std::pair<SigBit, bool>> aiw_latches;
dict<int, SigBit> aiw_inputs, aiw_inits; dict<int, SigBit> aiw_inputs, aiw_inits;
dict<int, bool> clocks;
std::map<Wire*,int> mapping; std::map<Wire*,int> mapping;
}; };