riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added $assert support to SMV back-end

This commit is contained in:
Clifford Wolf 2015-08-04 20:05:37 +02:00
parent 31b555ae72
commit c7fd3fbb68
1 changed files with 21 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
backends/smv/smv.cc
View File

@ -42,7 +42,7 @@ struct SmvWorker
pool<Wire*> partial_assignment_wires; pool<Wire*> partial_assignment_wires;
dict<SigBit, std::pair<const char*, int>> partial_assignment_bits; dict<SigBit, std::pair<const char*, int>> partial_assignment_bits;
vector<string> assignments; vector<string> assignments, invarspecs;
const char *cid() const char *cid()
{ {
@ -227,6 +227,16 @@ struct SmvWorker
{ {
// FIXME: $slice, $concat, $mem // FIXME: $slice, $concat, $mem
if (cell->type.in("$assert"))
{
SigSpec sig_a = cell->getPort("\\A");
SigSpec sig_en = cell->getPort("\\EN");
invarspecs.push_back(stringf("!bool(%s) | bool(%s);", rvalue(sig_en), rvalue(sig_a)));
continue;
}
if (cell->type.in("$shl", "$shr", "$sshl", "$sshr", "$shift", "$shiftx")) if (cell->type.in("$shl", "$shr", "$sshl", "$sshr", "$shift", "$shiftx"))
{ {
SigSpec sig_a = cell->getPort("\\A"); SigSpec sig_a = cell->getPort("\\A");
@ -634,9 +644,16 @@ struct SmvWorker
assignments.push_back(stringf("%s := %s;", cid(wire->name), expr.c_str())); assignments.push_back(stringf("%s := %s;", cid(wire->name), expr.c_str()));
} }
f << stringf(" ASSIGN\n"); if (!assignments.empty()) {
for (const string &line : assignments) f << stringf(" ASSIGN\n");
f << stringf(" %s\n", line.c_str()); for (const string &line : assignments)
f << stringf(" %s\n", line.c_str());
}
if (!invarspecs.empty()) {
for (const string &line : invarspecs)
f << stringf(" INVARSPEC %s\n", line.c_str());
}
} }
}; };