riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improve "write_edif" help message

This commit is contained in:
Clifford Wolf 2017-02-25 16:35:53 +01:00
parent dfddf391f9
commit c7d1286728
1 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
backends/edif/edif.cc
View File

@ -107,13 +107,8 @@ struct EdifBackend : public Backend {
log(" constant drivers first)\n"); log(" constant drivers first)\n");
log("\n"); log("\n");
log(" -pvector {par|bra|ang}\n"); log(" -pvector {par|bra|ang}\n");
log(" sets the delimiting character for module port rename clauses.\n"); log(" sets the delimiting character for module port rename clauses to\n");
log(" if it is par, The example from above will be:\n"); log(" parentheses, square brackets, or angle brackets.\n");
log(" (rename mcu_addr \"mcu_addr(0:23)\")\n");
log(" if it is ang, The example from above will be:\n");
log(" (rename mcu_addr \"mcu_addr<0:23>\")\n");
log(" otherwise:\n");
log(" (rename mcu_addr \"mcu_addr[0:23]\")\n");
log("\n"); log("\n");
log("Unfortunately there are different \"flavors\" of the EDIF file format. This\n"); log("Unfortunately there are different \"flavors\" of the EDIF file format. This\n");
log("command generates EDIF files for the Xilinx place&route tools. It might be\n"); log("command generates EDIF files for the Xilinx place&route tools. It might be\n");