riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Cleanup

This commit is contained in:
Eddie Hung 2019-11-27 01:01:24 -08:00
parent cb05fe0f70
commit c7aa2c6b79
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/hierarchy/submod.cc
View File

@ -57,15 +57,13 @@ struct SubmodWorker
std::map<RTLIL::Wire*, wire_flags_t> wire_flags;
bool flag_found_something;
void flag_wire(RTLIL::Wire *wire, bool create, bool /*set_int_driven*/, bool set_int_used, bool set_ext_driven, bool set_ext_used)
void flag_wire(RTLIL::Wire *wire, bool create, bool set_int_used, bool set_ext_driven, bool set_ext_used)
{
if (wire_flags.count(wire) == 0) {
if (!create)
return;
wire_flags.emplace(wire, wire_flags_t(wire));
wire_flags.emplace(wire, wire);
}
//if (set_int_driven)
// wire_flags[wire].is_int_driven = true;
if (set_int_used)
wire_flags.at(wire).is_int_used = true;
if (set_ext_driven)
@ -79,7 +77,7 @@ struct SubmodWorker
{
for (auto &c : sig.chunks())
if (c.wire != NULL) {
flag_wire(c.wire, create, set_int_driven, set_int_used, set_ext_driven, set_ext_used);
flag_wire(c.wire, create, set_int_used, set_ext_driven, set_ext_used);
if (set_int_driven)
for (int i = c.offset; i < c.offset+c.width; i++) {
wire_flags.at(c.wire).is_int_driven[i] = State::S1;