riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix last_cell.D

This commit is contained in:
Eddie Hung 2019-08-23 15:08:49 -07:00
parent ca5de78e76
commit c762618783
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/pmgen/xilinx_srl.cc
View File

@ -141,8 +141,7 @@ void run_variable(xilinx_srl_pm &pm)
if (c->type.in(ID($dff), ID($dffe))) { if (c->type.in(ID($dff), ID($dffe))) {
auto &Q = last_cell->connections_.at(ID(Q)); auto &Q = last_cell->connections_.at(ID(Q));
Q = Q[last_slice]; Q = Q[last_slice];
auto &D = first_cell->connections_.at(ID(D)); last_cell->setPort(ID(D), first_cell->getPort(ID(D))[first_slice]);
D = D[first_slice];
} }
if (c->type.in(ID($_DFF_N_), ID($_DFF_P_), ID($_DFFE_NN_), ID($_DFFE_NP_), ID($_DFFE_PN_), ID($_DFFE_PP_), ID($dff), ID($dffe))) { if (c->type.in(ID($_DFF_N_), ID($_DFF_P_), ID($_DFFE_NN_), ID($_DFFE_NP_), ID($_DFFE_PN_), ID($_DFFE_PP_), ID($dff), ID($dffe))) {