riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Revert "Update doc for equiv_opt" 

This reverts commit a274b7cc86.
This commit is contained in:
Eddie Hung 2019-10-03 10:07:03 -07:00
parent 62c66406ad
commit c6d15c9aad
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/equiv/equiv_opt.cc
View File

@ -32,8 +32,7 @@ struct EquivOptPass:public ScriptPass
log("\n");
log(" equiv_opt [options] [command]\n");
log("\n");
log("This command uses temporal induction to check circuit equivalence before and\n");
log("after an optimization pass.\n");
log("This command checks circuit equivalence before and after an optimization pass.\n");
log("\n");
log(" -run <from_label>:<to_label>\n");
log(" only run the commands between the labels (see below). an empty\n");
@ -157,7 +156,7 @@ struct EquivOptPass:public ScriptPass
if (check_label("prove")) {
if (multiclock || help_mode)
run("clk2fflogic", "(only with -multiclock)");
if (!multiclock || help_mode)
else
run("async2sync", "(only without -multiclock)");
run("equiv_make gold gate equiv");
if (help_mode)