riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #68 from zeldin/master 

Add -noautowire option to verilog frontend
This commit is contained in:
Clifford Wolf 2015-08-01 12:52:10 +02:00
parent 8d6d5c30d9 c836faae3e
commit c63e5ed7ec
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
frontends/verilog/verilog_frontend.cc
View File

@ -126,6 +126,9 @@ struct VerilogFrontend : public Frontend {
log(" to a later 'hierarchy' command. Useful in cases where the default\n"); log(" to a later 'hierarchy' command. Useful in cases where the default\n");
log(" parameters of modules yield invalid or not synthesizable code.\n"); log(" parameters of modules yield invalid or not synthesizable code.\n");
log("\n"); log("\n");
log(" -noautowire\n");
log(" make the default of `default_nettype be \"none\" instead of \"wire\".\n");
log("\n");
log(" -setattr <attribute_name>\n"); log(" -setattr <attribute_name>\n");
log(" set the specified attribute (to the value 1) on all loaded modules\n"); log(" set the specified attribute (to the value 1) on all loaded modules\n");
log("\n"); log("\n");
@ -169,6 +172,7 @@ struct VerilogFrontend : public Frontend {
frontend_verilog_yydebug = false; frontend_verilog_yydebug = false;
sv_mode = false; sv_mode = false;
formal_mode = false; formal_mode = false;
default_nettype_wire = true;
log_header("Executing Verilog-2005 frontend.\n"); log_header("Executing Verilog-2005 frontend.\n");
@ -246,6 +250,10 @@ struct VerilogFrontend : public Frontend {
flag_defer = true; flag_defer = true;
continue; continue;
} }
if (arg == "-noautowire") {
default_nettype_wire = false;
continue;
}
if (arg == "-setattr" && argidx+1 < args.size()) { if (arg == "-setattr" && argidx+1 < args.size()) {
attributes.push_back(RTLIL::escape_id(args[++argidx])); attributes.push_back(RTLIL::escape_id(args[++argidx]));
continue; continue;
@ -289,7 +297,6 @@ struct VerilogFrontend : public Frontend {
AST::get_line_num = &frontend_verilog_yyget_lineno; AST::get_line_num = &frontend_verilog_yyget_lineno;
current_ast = new AST::AstNode(AST::AST_DESIGN); current_ast = new AST::AstNode(AST::AST_DESIGN);
default_nettype_wire = true;
lexin = f; lexin = f;
std::string code_after_preproc; std::string code_after_preproc;