riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed a bug in opt_const when optimizing 1-bit compares with constants

This commit is contained in:
Clifford Wolf 2013-04-13 21:18:24 +02:00
parent db10275251
commit c6198ea5a8
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/opt/opt_const.cc
View File

@ -181,8 +181,10 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module)
RTLIL::SigSpec b = assign_map(cell->connections["\\B"]); RTLIL::SigSpec b = assign_map(cell->connections["\\B"]);
if (a.is_fully_const()) { if (a.is_fully_const()) {
RTLIL::SigSpec tmp = a; RTLIL::SigSpec tmp;
a = b, b = tmp; tmp = a, a = b, b = tmp;
cell->connections["\\A"] = a;
cell->connections["\\B"] = b;
} }
if (b.is_fully_const()) { if (b.is_fully_const()) {