riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

remove port direction workaround from test case

This commit is contained in:
Stefan Biereigel 2019-05-27 18:10:39 +02:00
parent 7f11a73210
commit c5fe04acfd
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tests/various/wandwor.v
View File

@ -17,7 +17,6 @@ module c;
wand E;
wire E_wire = E;
genvar i;
for (i = 0; i < 3; i = i + 1)
@ -27,7 +26,7 @@ module c;
);
b b_inst (
.D(E_wire)
.D(E)
);
end