riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix another stupid bug in the same line

This commit is contained in:
Clifford Wolf 2017-02-11 11:47:51 +01:00
parent fa4a7efe15
commit c449f4b86f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verific/verific.cc
View File

@ -824,7 +824,7 @@ struct VerificImporter
SigBit outsig = net_map.at(out); SigBit outsig = net_map.at(out);
log_assert(outsig.wire && GetSize(outsig.wire) == 1); log_assert(outsig.wire && GetSize(outsig.wire) == 1);
outsig.wire->attributes["\\init"] = Const(0, 1); outsig.wire->attributes["\\init"] = Const(1, 1);
module->addDff(NEW_ID, net_map.at(clk), net_map.at(in2), net_map.at(out)); module->addDff(NEW_ID, net_map.at(clk), net_map.at(in2), net_map.at(out));
continue; continue;