riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add comment about supporting $dffe in ice40_dsp

This commit is contained in:
Eddie Hung 2019-08-01 15:13:18 -07:00
parent ed7540a46f
commit c39b1a6fcf
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/pmgen/ice40_dsp.pmg
View File

@ -12,6 +12,7 @@ match mul
endmatch endmatch
match ffA match ffA
// TODO: Support $dffe too by checking if all enable signals are identical
select ffA->type.in($dff) select ffA->type.in($dff)
filter !port(mul, \A).remove_const().empty() filter !port(mul, \A).remove_const().empty()
filter includes(port(ffA, \Q).to_sigbit_set(), port(mul, \A).remove_const().to_sigbit_set()) filter includes(port(ffA, \Q).to_sigbit_set(), port(mul, \A).remove_const().to_sigbit_set())