riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix pull request

This commit is contained in:
SergeyDegtyar 2019-08-23 18:55:01 +03:00
parent 3c10f58d04
commit c29380b381
2 changed files with 9 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/ice40/.gitignore vendored
View File

@ -1,2 +1,4 @@
*.log *.log
/run-test.mk /run-test.mk
+*_synth.v
+*_testbench

14
tests/ice40/run-test.sh
View File

@ -13,14 +13,14 @@ for x in *.ys; do
echo "run-$x:" echo "run-$x:"
echo " @echo 'Running $x..'" echo " @echo 'Running $x..'"
echo " @../../yosys -ql ${x%.ys}.log $x -w 'Yosys has only limited support for tri-state logic at the moment.'" echo " @../../yosys -ql ${x%.ys}.log $x -w 'Yosys has only limited support for tri-state logic at the moment.'"
if [ -f "${x%.ys}_tb.v" ]; then
echo " @echo 'Running ${x%.ys}_tb.v..'"
echo " @iverilog -o ${x%.ys}_testbench $t ${x%.ys}_synth.v common.v $TECHLIBS_PREFIX/ice40/cells_sim.v"
echo " @vvp -N ${x%.ys}_testbench"
fi
done done
for t in *_tb.v; do
echo "all:: run-$t"
echo "run-$t: ${t%_tb.v}_synth.v"
echo " @echo 'Running $t..'"
echo " @iverilog -o ${t%_tb.v}_testbench $t ${t%_tb.v}_synth.v common.v $TECHLIBS_PREFIX/ice40/cells_sim.v"
echo " @vvp -N ${t%_tb.v}_testbench"
done
for s in *.sh; do for s in *.sh; do
if [ "$s" != "run-test.sh" ]; then if [ "$s" != "run-test.sh" ]; then
echo "all:: run-$s" echo "all:: run-$s"